±à¼ÍƼö: |
±¾ÎÄÀ´×ÔÓÚ¼òÊ飬Ïà¹ØµÄ¸ÅÄîµÄÃèÊö£¬¹¤×÷ÔÀí¼°Ïà¹ØµÄÔÀíͼ£¬ÎÄÕ½éÉܽÏΪÏêϸ£¬¿ÉÒÔ°ïÖú´ó¼ÒÓиöеÄÁ˽⡣ |
|
1.FPGA¸ÅÊö
FPGAÊÇÓ¢ÎÄField Programmable Gate ArrayµÄËõд£¬¼´ÏÖ³¡¿É±à³ÌÃÅÕóÁУ¬ËüÊÇÔÚPAL¡¢GAL¡¢EPLDµÈ¿É±à³ÌÆ÷¼þµÄ»ù´¡ÉϽøÒ»²½·¢Õ¹µÄ²úÎï¡£ËüÊÇ×÷ΪרÓü¯³Éµç·£¨ASIC£©ÁìÓòÖеÄÒ»ÖÖ°ë¶¨ÖÆµç·¶ø³öÏֵģ¬¼È½â¾öÁ˶¨ÖƵ緵IJ»×㣬ÓÖ¿Ë·þÁËÔÓпɱà³ÌÆ÷¼þÃŵç·ÊýÓÐÏÞµÄȱµã
2.FPGAоƬ½á¹¹
FPGAоƬÖ÷ÒªÓÉÈý²¿·Ö×é³É£¬·Ö±ðÊÇIOE(input output element£¬ÊäÈëÊä³öµ¥Ôª)¡¢LAB(logic
array block£¬Âß¼ÕóÁп飬¶ÔÓÚXilinx³ÆÖ®Îª¿ÉÅäÖÃÂß¼¿éCLB)ºÍInterconnect(ÄÚ²¿Á¬½ÓÏß)¡£
2.1 IOE
IOEÊÇоƬÓëÍⲿµç·µÄÎïÀí½Ó¿Ú£¬Ö÷ÒªÍê³É²»Í¬µçÆøÌØÐÔÏÂÊäÈë/Êä³öÐźŵÄÇý¶¯ÓëÆ¥ÅäÒªÇ󣬱ÈÈç´Ó»ù±¾µÄLVTTL/LVCMOS½Ó¿Úµ½PCI/LVDS/RSDSÉõÖÁ¸÷ÖÖ¸÷ÑùµÄ²î·Ö½Ó¿Ú£¬´Ó5V¼æÈݵ½3.3V/2.5V/1.8V/1.5VµÄµçƽ½Ó¿Ú£¬ÏÂÃæÊÇALTERA¹«Ë¾µÄCyclone
IV EP4CE115F29É豸µÄIOE½á¹¹

ͼ1 EP4CE115F29É豸µÄIOE½á¹¹Í¼
FPGAµÄIOE°´×é·ÖÀ࣬ÿ×é¶¼Äܹ»¶ÀÁ¢µØÖ§³Ö²»Í¬µÄI/O±ê×¼£¬Í¨¹ýÈí¼þµÄÁé»îÅäÖã¬¿ÉÆ¥Å䲻ͬµÄµçÆ÷±ê×¼ÓëIOÎïÀíÌØÐÔ£¬¶øÇÒ¿ÉÒÔµ÷ÕûÇý¶¯µçÁ÷µÄ´óС£¬¿ÉÒԸıäÉÏ/ÏÂÀµç×裬Cyclone
IVÉ豸ÓÐ8¸öIO blank(×é)£¬¼ûÏÂͼ£º

ͼ2 Cyclone IVÉ豸µÄIO×é
2.2 LAB
LABÊÇFPGAµÄ»ù±¾Âß¼µ¥Ôª£¬Æäʵ¼ÊµÄÊýÁ¿ºÍÌØÐÔÒÀ¾ÝËù²ÉÓÃµÄÆ÷¼þµÄ²»Í¬¶ø²»Í¬£¬EP4CE115F29É豸µÄÿ¸öLABµÄ²¼¾Ö°üÀ¨16¸öLE¡¢LAB¿ØÖÆÐźš¢LE
carry chains¡¢Register chainsºÍLocal interconnect£¬ÆäLAB½á¹¹Í¼ÈçÏ£º

ͼ3 LAB½á¹¹Í¼
LEÊÇCyclone IVÉ豸×îСµÄÂß¼µ¥Ôª£¬Ã¿¸öLEÖ÷ÒªÓÐLUTºÍ¼Ä´æÆ÷×é³ÉµÄ£¬

ͼ4 LEµÄ½á¹¹Í¼
²éÕÒ±íLUT(Look-Up-Table)Æä±¾ÖÊÊÇÒ»¸ö¾²Ì¬´æ´¢Æ÷SRAM£¬Ä¿Ç°FPGA¶à²ÉÓÃ4ÊäÈëµÄLUT£¬Ã¿¸öLUT¿ÉÒÔ¿´×÷Ò»¸öÓÐ4λµØÖ·ÏßµÄ16x1µÄRAM¡£µ±ÎÒÃÇͨ¹ýÔÀíͼ»òHDLÓïÑÔÃèÊöÁËÒ»¸öÂß¼µç·ºó£¬FPGA¿ª·¢Èí¼þ»á×Ô¶¯¼ÆËãÂß¼µç·µÄËùÓпÉÄܵĽá¹û£¬²¢°Ñ½á¹ûÊÂÏÈдÈëRAM¡£ÕâÑù£¬ÔÚFPGA¹¤×÷ʱ£¬Ã¿ÊäÈëÒ»¸öÐźŽøÐÐÂß¼ÔËËã¾ÍµÈÓÚÊäÈëÒ»¸öµØÖ·½øÐвé±í£¬ÕÒ³öµØÖ·¶ÔÓ¦µÄÄÚÈÝ£¬È»ºóÊä³ö¡£

ͼ5 LUTµÄʵÏÖÔÀíͼ
2.3 Interconnect
FPGAÄÚ²¿Á¬½ÓÏߺܷḻ£¬¸ù¾ÝÊý¾ÝÊÖ²áµÄÃèÊö£¬Ö÷ÒªÓÐͼ3ÖеÄRow interconnect¡¢column
interconnect¡¢Direct link interconnect¡¢ºÍLocal interconnectºÍRegister
chain interconnect(¼Ä´æÆ÷Ö®¼äÁ¬½ÓµÄÁ¬½ÓÏß)¡£
ÄÚ²¿Á¬½ÓÏßÁªÍ¨FPGAÄÚ²¿µÄËùÓе¥Ôª£¬¶øÁ¬Ïߵij¤¶ÈºÍ¹¤ÒÕ¾ö¶¨×ÅÐźÅÔÙÁ¬½ÓÏßÉϵÄÇý¶¯ÄÜÁ¦ºÍ´«ÊäËÙ¶È¡£ÔÚʵ¼Ê¿ª·¢ÖУ¬Éè¼ÆÕß²»ÐèÒªÖ±½ÓÑ¡ÔñÁ¬½ÓÏߣ¬²¼¾Ö²¼Ï߯÷¿É×Ô¶¯µØ¸ù¾ÝÊäÈëÂß¼Íø±í(ÕâÓÉ×ÛºÏÉú³É)µÄÍØÆË½á¹¹ºÍÔ¼ÊøÌõ¼þÑ¡ÔñÁ¬½ÓÏßÀ´Á¬Í¨¸÷¸öÂß¼µ¥Ôª£¬ËùÒÔ£¬´Ó±¾ÖÊÉÏÀ´Ëµ£¬²¼Ïß×ÊÔ´µÄʹÓ÷½·¨ºÍÉè¼ÆµÄ½á¹ûÓÐÃÜÇкÍÖ±½Ó¡¢Ö±½ÓµÄ¹ØÏµ¡£
3.FPGA¹¤×÷ÔÀí
FPGAÀûÓÃСÐͲéÕÒ±í£¨16¡Á1RAM£©À´ÊµÏÖ×éºÏÂß¼£¬Ã¿¸ö²éÕÒ±íÁ¬½Óµ½Ò»¸öD´¥·¢Æ÷µÄÊäÈë¶Ë(¼ûͼ4)£¬´¥·¢Æ÷ÔÙÀ´Çý¶¯ÆäËûÂß¼µç·»òÇý¶¯I/O£¬Óɴ˹¹³ÉÁ˼ȿÉʵÏÖ×éºÏÂß¼¹¦ÄÜÓÖ¿ÉʵÏÖʱÐòÂß¼¹¦ÄܵĻù±¾Âß¼µ¥ÔªÄ£¿é£¬ÕâЩģ¿é¼äÀûÓýðÊôÁ¬Ïß»¥ÏàÁ¬½Ó»òÁ¬½Óµ½I/OÄ£¿é¡£FPGAµÄÂß¼ÊÇͨ¹ýÏòÄÚ²¿¾²Ì¬´æ´¢µ¥Ôª¼ÓÔØ±à³ÌÊý¾ÝÀ´ÊµÏֵģ¬´æ´¢ÔÚ´æ´¢Æ÷µ¥ÔªÖеÄÖµ¾ö¶¨ÁËÂß¼µ¥ÔªµÄÂß¼¹¦ÄÜÒÔ¼°¸÷Ä£¿éÖ®¼ä»òÄ£¿éÓëI/O¼äµÄÁª½Ó·½Ê½£¬²¢×îÖÕ¾ö¶¨ÁËFPGAËùÄÜʵÏֵŦÄÜ£¬FPGAÔÊÐíÎÞÏ޴εıà³Ì¡£
4.FPGA¿ª·¢Á÷³Ì
ÔÀíͼºÍHDL(Hardware description language£¬Ó²¼þÃèÊöÓïÑÔ)ÊÇÁ½ÖÖ×î³£ÓõÄÊý×ÖÓ²¼þµç·ÃèÊö·½·¨£¬ÆäÖÐHDLÉè¼Æ·¨¾ßÓиüºÃµÄ¿ÉÒÆÖ²ÐÔ¡¢Í¨ÓÃÐÔºÍÄ£¿é»®·ÖÓëÖØÓÃÐÔµÄÌØµã£¬ÔÚĿǰµÄ¹¤³ÌÉè¼ÆÖб»¹ã·ºÊ¹Óã¬ÏÂÃæ¶ÔFPGAÉè¼ÆÊìϤµç·ʱµÄ¿ª·¢Á÷³ÌÊÇ»ùÓÚHDLµÄ¡£

ͼ6 FPGAµÄ¿ª·¢Á÷³Ì
1)ϵͳ¹¦ÄÜÉè¼Æ
ÔÚϵͳÉè¼ÆÖ®Ç°£¬Ê×ÏÈÒª½øÐеÄÊÇ·½°¸ÂÛÖ¤¡¢ÏµÍ³Éè¼ÆºÍFPGAоƬѡÔñµÈ×¼±¸¹¤×÷¡£ÏµÍ³¹¤³Ìʦ¸ù¾ÝÈÎÎñÒªÇó£¬ÈçϵͳµÄÖ¸±êºÍ¸´ÔÓ¶È£¬¶Ô¹¤×÷ËٶȺÍоƬ±¾ÉíµÄ¸÷ÖÖ×ÊÔ´¡¢³É±¾µÈ·½Ãæ½øÐÐȨºâ£¬Ñ¡ÔñºÏÀíµÄÉè¼Æ·½°¸ºÍºÏÊÊµÄÆ÷¼þÀàÐÍ¡£Ò»°ã¶¼²ÉÓÃ×Ô¶¥ÏòϵÄÉè¼Æ·½·¨£¬°Ñϵͳ·Ö³ÉÈô¸É¸ö»ù±¾µ¥Ôª£¬È»ºóÔÙ°Ñÿ¸ö»ù±¾µ¥Ôª»®·ÖΪÏÂÒ»²ã´ÎµÄ»ù±¾µ¥Ôª£¬Ò»Ö±ÕâÑù×öÏÂÈ¥£¬Ö±µ½¿ÉÒÔÖ±½ÓʹÓÃEDAÔª¼þ¿âΪֹ¡£
2)RTL¼¶HDLÉè¼Æ
RTL¼¶(Register Transfer Level£¬¼Ä´æÆ÷´«Êä¼¶)Ö¸²»¹Ø×¢¼Ä´æÆ÷ºÍ×éºÏÂß¼µÄϸ½Ú(ÈçʹÓÃÁ˶àÉÙ¸öÂß¼ÃÅ¡¢Âß¼ÃŵÄÁ¬½ÓÍØÆË½á¹¹µÈ)£¬Í¨¹ýÃèÊöÊý¾ÝÔڼĴæÆ÷Ö®¼äµÄÁ÷¶¯ºÍÈçºÎ´¦Àí¡¢¿ØÖÆÕâЩÊý¾ÝÁ÷¶¯µÄÄ£Ð͵ÄHDLÉè¼Æ·½·¨¡£RTL¼¶±ÈÃż¶¸ü³éÏó£¬Í¬Ê±Ò²¸ü¼òµ¥ºÍ¸ßЧ¡£RTL¼¶µÄ×î´óÌØµãÊÇ¿ÉÒÔÖ±½ÓÓÃ×ۺϹ¤¾ß½«Æä×ۺϳÉΪÃż¶Íø±í£¬ÆäÖÐRTL¼¶Éè¼ÆÖ±½Ó¾ö¶¨×ÅϵͳµÄ¹¦ÄܺÍЧÂÊ¡£
3)RTL¼¶·ÂÕæ
Ò²³ÆÎª¹¦ÄÜ(ÐÐΪ)·ÂÕæ£¬»òÊÇ×ÛºÏǰ·ÂÕæ£¬ÊÇÔÚ±àÒë֮ǰ¶ÔÓû§ËùÉè¼ÆµÄµç·½øÐÐÂß¼¹¦ÄÜÑéÖ¤£¬´ËʱµÄ·ÂÕæÃ»ÓÐÑÓ³ÙÐÅÏ¢£¬½ö¶Ô³õ²½µÄ¹¦ÄܽøÐмì²â¡£·ÂÕæÇ°£¬ÒªÏÈÀûÓò¨ÐÎ±à¼Æ÷ºÍHDLµÈ½¨Á¢²¨ÐÎÎļþºÍ²âÊÔÏòÁ¿£¨¼´½«Ëù¹ØÐĵÄÊäÈëÐźÅ×éºÏ³ÉÐòÁУ©£¬·ÂÕæ½á¹û½«»áÉú³É±¨¸æÎļþºÍÊä³öÐźŲ¨ÐΣ¬´ÓÖбã¿ÉÒÔ¹Û²ì¸÷¸ö½ÚµãÐźŵı仯¡£Èç¹û·¢ÏÖ´íÎó£¬Ôò·µ»ØÉè¼ÆÐÞ¸ÄÂß¼Éè¼Æ¡£³£ÓõŤ¾ßÓÐModel
Tech¹«Ë¾µÄModelSim¡¢Sysnopsys¹«Ë¾µÄVCSºÍCadence¹«Ë¾µÄNC-VerilogÒÔ¼°NC-VHDLµÈÈí¼þ¡£ËäÈ»¹¦ÄÜ·ÂÕæ²»ÊÇFPGA¿ª·¢¹ý³ÌÖеıØÐè²½Ö裬µ«È´ÊÇϵͳÉè¼ÆÖÐ×î¹Ø¼üµÄÒ»²½¡£
ΪÁËÌá¸ß¹¦ÄÜ·ÂÕæµÄЧÂÊ£¬ÐèÒª½¨Á¢²âÊÔÆ½Ì¨testbench£¬Æä²âÊÔ¼¤ÀøÒ»°ãʹÓÃÐÐΪ¼¶HDLÓïÑÔÃèÊö£¬ÆäÖÐRTL¼¶Ä£¿éÊÇ¿É×ۺϵģ¬ËüÊÇÐÐΪ¼¶Ä£¿éµÄÒ»¸ö×Ó¼¯ºÏ¡£
4)×ÛºÏ
Ëùν×ۺϾÍÊǽ«½Ï¸ß¼¶³éÏó²ã´ÎµÄÃèÊöת»¯³É½ÏµÍ²ã´ÎµÄÃèÊö¡£×ÛºÏÓÅ»¯¸ù¾ÝÄ¿±êÓëÒªÇóÓÅ»¯ËùÉú³ÉµÄÂß¼Á¬½Ó£¬Ê¹²ã´ÎÉè¼ÆÆ½Ãæ»¯£¬¹©FPGA²¼¾Ö²¼ÏßÈí¼þ½øÐÐʵÏÖ¡£¾ÍĿǰµÄ²ã´ÎÀ´¿´£¬×ÛºÏÓÅ»¯£¨Synthesis£©ÊÇÖ¸½«Éè¼ÆÊäÈë±àÒë³ÉÓÉÓëÃÅ¡¢»òÃÅ¡¢·ÇÃÅ¡¢RAM¡¢´¥·¢Æ÷µÈ»ù±¾Âß¼µ¥Ôª×é³ÉµÄÂß¼Á¬½ÓÍø±í£¬¶ø²¢·ÇÕæÊµµÄÃż¶µç·¡£ÕæÊµ¾ßÌåµÄÃż¶µç·ÐèÒªÀûÓÃFPGAÖÆÔìÉ̵IJ¼¾Ö²¼Ïß¹¦ÄÜ£¬¸ù¾Ý×ۺϺóÉú³ÉµÄ±ê×¼Ãż¶½á¹¹Íø±íÀ´²úÉú¡£ÎªÁËÄÜת»»³É±ê×¼µÄÃż¶½á¹¹Íø±í£¬HDL³ÌÐòµÄ±àд±ØÐë·ûºÏÌØ¶¨×ÛºÏÆ÷ËùÒªÇóµÄ·ç¸ñ¡£ÓÉÓÚÃż¶½á¹¹¡¢RTL¼¶µÄHDL³ÌÐòµÄ×ÛºÏÊǺܳÉÊìµÄ¼¼Êõ£¬ËùÓеÄ×ÛºÏÆ÷¶¼¿ÉÒÔÖ§³Öµ½ÕâÒ»¼¶±ðµÄ×ۺϡ£³£ÓõÄ×ۺϹ¤¾ßÓÐSynplicity¹«Ë¾µÄSynplify/Synplify
ProÈí¼þÒÔ¼°¸÷¸öFPGA³§¼Ò×Ô¼ºÍƳöµÄ×ۺϿª·¢¹¤¾ß¡£
5)Ãż¶·ÂÕæ
Ò²³ÆÎª×ۺϺó·ÂÕæ£¬×ۺϺó·ÂÕæ¼ì²é×ۺϽá¹ûÊÇ·ñºÍÔÉè¼ÆÒ»Ö¡£ÔÚ·ÂÕæÊ±£¬°Ñ×ÛºÏÉú³ÉµÄ±ê×¼ÑÓʱÎļþ·´±ê×¢µ½×ۺϷÂտģÐÍÖÐÈ¥£¬¿É¹À¼ÆÃÅÑÓʱ´øÀ´µÄÓ°Ïì¡£µ«ÕâÒ»²½Öè²»ÄܹÀ¼ÆÏßÑÓʱ£¬Òò´ËºÍ²¼ÏߺóµÄʵ¼ÊÇé¿ö»¹ÓÐÒ»¶¨µÄ²î¾à£¬²¢²»Ê®·Ö׼ȷ¡£Ä¿Ç°µÄ×ۺϹ¤¾ß½ÏΪ³ÉÊ죬¶ÔÓÚÒ»°ãµÄÉè¼Æ¿ÉÒÔÊ¡ÂÔÕâÒ»²½£¬µ«Èç¹ûÔÚ²¼¾Ö²¼Ïߺó·¢Ïֵ緽ṹºÍÉè¼ÆÒâͼ²»·û£¬ÔòÐèÒª»ØËݵ½×ۺϺó·ÂÕæÀ´È·ÈÏÎÊÌâÖ®ËùÔÚ¡£ÔÚ¹¦ÄÜ·ÂÕæÖнéÉܵÄÈí¼þ¹¤¾ßÒ»°ã¶¼Ö§³Ö×ۺϺó·ÂÕæ¡£
6)²¼¾Ö²¼Ïß
ʵÏÖÊǽ«×ÛºÏÉú³ÉµÄÂß¼Íø±íÅäÖõ½¾ßÌåµÄFPGAоƬÉÏ£¬½«¹¤³ÌµÄÂß¼ºÍʱÐòÓëÆ÷¼þµÄ¿ÉÓÃ×ÊÔ´Æ¥Åä¡£²¼¾Ö²¼ÏßÊÇÆäÖÐ×îÖØÒªµÄ¹ý³Ì£¬²¼¾Ö½«Âß¼Íø±íÖеÄÓ²¼þÔÓïºÍµ×²ãµ¥ÔªºÏÀíµØÅäÖõ½Ð¾Æ¬ÄÚ²¿µÄ¹ÌÓÐÓ²¼þ½á¹¹ÉÏ£¬²¢ÇÒÍùÍùÐèÒªÔÚËÙ¶È×îÓźÍÃæ»ý×îÓÅÖ®¼ä×÷³öÑ¡Ôñ¡£²¼Ï߸ù¾Ý²¼¾ÖµÄÍØÆË½á¹¹£¬ÀûÓÃоƬÄÚ²¿µÄ¸÷ÖÖÁ¬Ïß×ÊÔ´£¬ºÏÀíÕýÈ·µØÁ¬½Ó¸÷¸öÔª¼þ¡£Ò²¿ÉÒÔ¼òµ¥µØ½«²¼¾Ö²¼ÏßÀí½âΪ¶ÔFPGAÄÚ²¿²éÕÒ±íºÍ¼Ä´æÆ÷×ÊÔ´µÄºÏÀíÅäÖ㬲¼¾Ö¿ÉÒÔ±»Àí½âÌôÑ¡¿ÉʵÏÖÉè¼ÆÍø±íµÄ×îÓŵÄ×ÊÔ´×éºÏ£¬¶ø²¼Ïß¾ÍÊǽ«ÕâЩ²éÕÒ±íºÍ¼Ä´æÆ÷×ÊÔ´ÒÔ×îÓÅ·½Ê½Á¬½ÓÆðÀ´¡£
Ŀǰ£¬FPGAµÄ½á¹¹·Ç³£¸´ÔÓ£¬ÌرðÊÇÔÚÓÐʱÐòÔ¼ÊøÌõ¼þʱ£¬ÐèÒªÀûÓÃʱÐòÇý¶¯µÄÒýÇæ½øÐв¼¾Ö²¼Ïß¡£²¼Ïß½áÊøºó£¬Èí¼þ¹¤¾ß»á×Ô¶¯Éú³É±¨¸æ£¬ÌṩÓйØÉè¼ÆÖи÷²¿·Ö×ÊÔ´µÄʹÓÃÇé¿ö¡£ÓÉÓÚÖ»ÓÐFPGAоƬÉú²úÉ̶ÔоƬ½á¹¹×îΪÁ˽⣬ËùÒÔ²¼¾Ö²¼Ïß±ØÐëÑ¡ÔñоƬ¿ª·¢ÉÌÌṩµÄ¹¤¾ß¡£
7)ʱÐò·ÂÕæ
ÊÇÖ¸½«²¼¾Ö²¼ÏßµÄÑÓʱÐÅÏ¢·´±ê×¢µ½Éè¼ÆÍø±íÖÐÀ´¼ì²âÓÐÎÞʱÐòÎ¥¹æ£¨¼´²»Âú×ãʱÐòÔ¼ÊøÌõ¼þ»òÆ÷¼þ¹ÌÓеÄʱÐò¹æÔò£¬È罨Á¢Ê±¼ä¡¢±£³Öʱ¼äµÈ£©ÏÖÏó¡£Ê±Ðò·ÂÕæ°üº¬µÄÑÓ³ÙÐÅÏ¢×îÈ«£¬Ò²×ȷ£¬ÄܽϺõط´Ó³Ð¾Æ¬µÄʵ¼Ê¹¤×÷Çé¿ö¡£ÓÉÓÚ²»Í¬Ð¾Æ¬µÄÄÚ²¿ÑÓʱ²»Ò»Ñù£¬²»Í¬µÄ²¼¾Ö²¼Ïß·½°¸Ò²¸øÑÓʱ´øÀ´²»Í¬µÄÓ°Ïì¡£Òò´ËÔÚ²¼¾Ö²¼Ïߺó£¬Í¨¹ý¶ÔϵͳºÍ¸÷¸öÄ£¿é½øÐÐʱÐò·ÂÕæ£¬·ÖÎöÆäʱÐò¹ØÏµ£¬¹À¼ÆÏµÍ³ÐÔÄÜ£¬ÒÔ¼°¼ì²éºÍÏû³ý¾ºÕùðÏÕÊǷdz£ÓбØÒªµÄ¡£
8)FPGA°å¼¶µ÷ÊÔ
ͨ¹ý±à³ÌÆ÷½«²¼¾Ö²¼ÏߺóµÄÅäÖÃÎļþÏÂÔØÖÁFPGAÖУ¬¶ÔÆäÓ²¼þ½øÐбà³Ì¡£ÅäÖÃÎļþÒ»°ãΪ.pof»ò.sofÎļþ¸ñʽ£¬ÏÂÔØµÄ·½Ê½°üÀ¨AS(Ö÷¶¯)¡¢PS(±»¶¯)¡¢JTAG(±ß½çɨÃè)µÈ·½Ê½¡£
Âß¼·ÖÎöÒÇ£¨Logic Analyzer£¬LA£©ÊÇFPGAÉè¼ÆµÄÖ÷Òªµ÷ÊÔ¹¤¾ß£¬µ«ÐèÒªÒý³ö´óÁ¿µÄ²âÊԹܽţ¬ÇÒLA¼Û¸ñ°º¹ó¡£Ä¿Ç°£¬Ö÷Á÷µÄFPGAоƬÉú²úÉ̶¼ÌṩÁËÄÚǶµÄÔÚÏßÂß¼·ÖÎöÒÇ£¨ÈçXilinx
ISEÖеÄChipScope¡¢Altera QuartusIIÖеÄSignalTapIIÒÔ¼°SignalProb£©À´½â¾öÉÏÊöì¶Ü£¬ËüÃÇÖ»ÐèÒªÕ¼ÓÃоƬÉÙÁ¿µÄÂß¼×ÊÔ´£¬¾ßÓкܸߵÄʵÓüÛÖµ¡£
|